The Apalis Evaluation Board PCB is comprised of four layers, of which only one is used for high speed signal routing. This demonstrates how the Direct Breakout technology makes it incredibly easy to implement leading edge interfaces with minimal risk and effort. CAE data for the board, including schematics, layout and IPC-7351 compliant component libraries, are freely downloadable from our developer website.